Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Split DPRAM into RAM-RO and RAM-WO interfaces #5

Open
drom opened this issue Nov 21, 2019 · 0 comments
Open

Split DPRAM into RAM-RO and RAM-WO interfaces #5

drom opened this issue Nov 21, 2019 · 0 comments

Comments

@drom
Copy link
Member

drom commented Nov 21, 2019

DRPAM is the only interface that has two clocks. With the idea of "one clock per interface", we should split it into ReadOnly and WriteOnly portions? or use the only SRPAM?

https://github.com/sifive/duh-bus/blob/master/specs/sifive.com/MEM/DPRAM/0.1.0/DPRAM_rtl.json5
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
1 participant
@drom