{"payload":{"pageCount":2,"repositories":[{"type":"Public","name":"riscv-isa-manual","owner":"riscv","isFork":false,"description":"RISC-V Instruction Set Manual","allTopics":[],"primaryLanguage":{"name":"TeX","color":"#3D6117"},"pullRequestCount":15,"issueCount":190,"starsCount":3577,"forksCount":621,"license":"Creative Commons Attribution 4.0 International","participation":[3,8,8,5,6,12,1,4,2,0,0,2,1,0,2,6,4,3,36,9,22,15,34,20,14,57,29,16,44,29,20,35,4,17,3,19,15,48,2,18,33,20,10,19,4,7,5,1,3,4,4,2],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-20T00:02:24.351Z"}},{"type":"Public","name":"docs-dev-guide","owner":"riscv","isFork":false,"description":"Documentation developer guide","allTopics":[],"primaryLanguage":{"name":"TeX","color":"#3D6117"},"pullRequestCount":0,"issueCount":2,"starsCount":80,"forksCount":30,"license":"Creative Commons Attribution 4.0 International","participation":[2,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,7,8,0,0,2,0,0,0,0,0,0,1,0,2,11,8,14,2,9,4,8,0,0,0,1,2,4,24,7,5,0,3,4,5,1],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-19T15:39:04.476Z"}},{"type":"Public","name":"sail-riscv","owner":"riscv","isFork":false,"description":"Sail RISC-V model","allTopics":[],"primaryLanguage":{"name":"Coq","color":"#d0b68c"},"pullRequestCount":57,"issueCount":91,"starsCount":429,"forksCount":158,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-19T08:10:54.956Z"}},{"type":"Public","name":"riscv-zilsd","owner":"riscv","isFork":false,"description":"Zilsd (Load/Store Pair for RV32) Fast-Track Extension","allTopics":[],"primaryLanguage":{"name":"Makefile","color":"#427819"},"pullRequestCount":0,"issueCount":4,"starsCount":7,"forksCount":1,"license":"Creative Commons Attribution 4.0 International","participation":[0,0,0,0,0,0,0,0,0,1,0,2,2,0,0,3,0,1,0,0,0,0,0,0,6,2,0,0,0,5,0,0,0,0,0,2,6,0,0,0,6,1,0,0,0,0,0,0,0,0,0,1],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-18T11:25:45.367Z"}},{"type":"Public","name":"riscv-cheri","owner":"riscv","isFork":false,"description":"This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory protection and scalable compartmentalization.","allTopics":["memory-safety","capabilities","compartmentalization"],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":13,"issueCount":46,"starsCount":47,"forksCount":26,"license":"Creative Commons Attribution 4.0 International","participation":[0,0,0,0,1,0,0,0,0,0,0,5,0,0,0,6,6,74,28,14,26,4,9,0,0,2,4,14,15,12,8,2,12,4,6,3,9,2,4,1,6,4,5,0,3,0,0,5,4,5,5,6],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-18T08:54:49.005Z"}},{"type":"Public","name":"riscv-j-extension","owner":"riscv","isFork":false,"description":"Working Draft of the RISC-V J Extension Specification","allTopics":[],"primaryLanguage":{"name":"Makefile","color":"#427819"},"pullRequestCount":3,"issueCount":6,"starsCount":161,"forksCount":18,"license":"Creative Commons Attribution 4.0 International","participation":[1,0,0,0,3,2,0,1,0,0,2,1,0,0,0,2,0,0,2,0,0,0,0,3,3,0,0,0,0,0,1,1,2,3,5,0,0,0,0,0,0,0,0,7,0,0,0,0,2,0,0,1],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-18T00:55:02.263Z"}},{"type":"Public","name":"meta-riscv","owner":"riscv","isFork":false,"description":"OpenEmbedded/Yocto layer for RISC-V Architecture","allTopics":["riscv","yocto-layer","yocto","openembedded","yocto-meta","openembedded-layer","risc-v"],"primaryLanguage":{"name":"BitBake","color":"#00bce4"},"pullRequestCount":0,"issueCount":17,"starsCount":357,"forksCount":135,"license":"Other","participation":[2,2,3,3,0,1,1,1,1,0,0,0,2,1,0,7,4,0,3,0,1,0,3,2,0,0,1,6,1,0,0,1,2,1,1,1,2,2,0,0,0,1,1,0,0,0,0,0,0,0,1,1],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-17T14:53:42.429Z"}},{"type":"Public","name":"riscv-fast-interrupt","owner":"riscv","isFork":false,"description":"Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)","allTopics":[],"primaryLanguage":{"name":"Makefile","color":"#427819"},"pullRequestCount":3,"issueCount":32,"starsCount":237,"forksCount":49,"license":"Creative Commons Attribution 4.0 International","participation":[0,0,13,0,0,0,0,0,1,0,2,0,5,2,1,0,0,1,0,8,10,2,0,29,6,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,5,0,2],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-17T07:53:11.554Z"}},{"type":"Public","name":"riscv-opcodes","owner":"riscv","isFork":false,"description":"RISC-V Opcodes","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":27,"issueCount":22,"starsCount":671,"forksCount":294,"license":"BSD 3-Clause \"New\" or \"Revised\" License","participation":[9,0,3,5,3,2,0,0,0,10,0,0,0,5,0,2,0,0,0,1,2,3,1,1,0,0,0,0,2,0,0,9,4,1,0,1,2,0,0,1,3,2,8,1,1,0,0,5,5,5,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-16T20:06:38.599Z"}},{"type":"Public","name":"riscv-docs-base-container-image","owner":"riscv","isFork":false,"description":"A base container image populated with the dependencies to build the RISC-V Documentation.","allTopics":[],"primaryLanguage":null,"pullRequestCount":3,"issueCount":0,"starsCount":8,"forksCount":6,"license":"Apache License 2.0","participation":[0,0,0,0,0,0,0,0,0,0,1,1,0,1,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,4,0,0,13,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-16T00:37:12.126Z"}},{"type":"Public","name":"riscv-debug-spec","owner":"riscv","isFork":false,"description":"Working Draft of the RISC-V Debug Specification Standard","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":1,"issueCount":50,"starsCount":454,"forksCount":92,"license":"Other","participation":[12,12,8,4,3,1,1,1,3,25,10,14,55,15,45,44,9,5,22,8,6,3,9,5,6,1,7,10,0,11,9,9,0,24,0,0,3,1,1,1,1,3,4,2,0,0,4,6,4,2,2,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-12T16:25:16.806Z"}},{"type":"Public","name":"configuration-structure","owner":"riscv","isFork":false,"description":"RISC-V Configuration Structure","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":8,"starsCount":35,"forksCount":15,"license":"Creative Commons Attribution 4.0 International","participation":[1,0,0,0,1,1,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,6,1,11,1,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-12T09:24:15.684Z"}},{"type":"Public","name":"riscv-spmp","owner":"riscv","isFork":false,"description":"The repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by an hart, address matching, encoding of permissions, exceptions for access violation, and support for virtualization.","allTopics":[],"primaryLanguage":{"name":"TeX","color":"#3D6117"},"pullRequestCount":0,"issueCount":2,"starsCount":11,"forksCount":7,"license":"Creative Commons Attribution 4.0 International","participation":[0,0,5,7,1,3,3,1,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-10T12:39:15.853Z"}},{"type":"Public","name":"riscv-glossary","owner":"riscv","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Makefile","color":"#427819"},"pullRequestCount":0,"issueCount":10,"starsCount":5,"forksCount":5,"license":null,"participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,21,12,1,2,0,0,0,0,0,0,1,0,0,0,2,0,1,0,0,0,0,1,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-05T20:27:25.168Z"}},{"type":"Public","name":"riscv-control-transfer-records","owner":"riscv","isFork":false,"description":"This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usages associated with profiling and debug.","allTopics":[],"primaryLanguage":{"name":"Makefile","color":"#427819"},"pullRequestCount":0,"issueCount":1,"starsCount":15,"forksCount":4,"license":"Creative Commons Attribution 4.0 International","participation":[0,0,5,4,2,1,0,1,0,2,9,8,12,14,13,3,2,2,0,6,7,1,6,3,2,9,0,2,2,0,0,0,0,0,0,0,1,3,5,0,0,0,0,2,0,0,0,2,3,1,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-05T18:12:44.756Z"}},{"type":"Public","name":"riscv-profiles","owner":"riscv","isFork":false,"description":"RISC-V Architecture Profiles","allTopics":[],"primaryLanguage":{"name":"Makefile","color":"#427819"},"pullRequestCount":1,"issueCount":14,"starsCount":104,"forksCount":30,"license":"Creative Commons Attribution 4.0 International","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-05T00:45:51.164Z"}},{"type":"Public","name":"riscv-smmtt","owner":"riscv","isFork":false,"description":"This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant security use cases e.g. confidential-computing, trusted platform services, fault isolation and so on.","allTopics":["access-control","trusted-computing","trusted-execution-environment","confidential-computing","smmtt","supervisor-domains","ap-tee"],"primaryLanguage":{"name":"Makefile","color":"#427819"},"pullRequestCount":2,"issueCount":18,"starsCount":33,"forksCount":15,"license":"Creative Commons Attribution 4.0 International","participation":[4,1,0,11,0,0,4,4,0,1,2,5,0,0,0,0,3,3,0,7,0,7,5,2,4,16,9,0,14,2,8,0,0,2,7,4,0,1,6,0,4,4,1,0,0,0,3,3,4,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-03T04:50:14.737Z"}},{"type":"Public","name":"riscv-aia","owner":"riscv","isFork":false,"description":"","allTopics":[],"primaryLanguage":null,"pullRequestCount":4,"issueCount":22,"starsCount":72,"forksCount":18,"license":"Creative Commons Attribution 4.0 International","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-08-29T17:03:41.888Z"}},{"type":"Public","name":"riscv-double-trap","owner":"riscv","isFork":false,"description":"RISC-V Double Trap Fast-Track Extension","allTopics":[],"primaryLanguage":{"name":"Makefile","color":"#427819"},"pullRequestCount":0,"issueCount":0,"starsCount":12,"forksCount":3,"license":"Creative Commons Attribution 4.0 International","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,23,5,1,13,21,22,10,9,2,2,0,5,1,7,0,0,0,0,0,4,8,17,0,6,0,0,0,0,0,0,3,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-08-23T19:55:38.777Z"}},{"type":"Public","name":"riscv-performance-events","owner":"riscv","isFork":false,"description":"RISC-V Performance Events Specification","allTopics":[],"primaryLanguage":{"name":"Makefile","color":"#427819"},"pullRequestCount":4,"issueCount":0,"starsCount":4,"forksCount":2,"license":"Creative Commons Attribution 4.0 International","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-08-19T23:58:25.465Z"}},{"type":"Public template","name":"docs-spec-template","owner":"riscv","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Makefile","color":"#427819"},"pullRequestCount":1,"issueCount":1,"starsCount":17,"forksCount":19,"license":"Creative Commons Attribution 4.0 International","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-08-15T19:46:21.186Z"}},{"type":"Public","name":"docs-resources","owner":"riscv","isFork":false,"description":"","allTopics":[],"primaryLanguage":null,"pullRequestCount":1,"issueCount":2,"starsCount":20,"forksCount":13,"license":"Creative Commons Attribution 4.0 International","participation":[0,0,0,2,0,0,0,0,0,0,0,2,0,0,0,0,2,5,2,0,2,0,0,0,0,0,0,0,0,11,0,2,0,0,2,0,8,16,0,0,0,0,0,0,0,0,2,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-08-15T18:52:57.597Z"}},{"type":"Public","name":"composable-custom-extensions","owner":"riscv","isFork":false,"description":"This task group will propose ISA extension(s) and non-ISA hardware and software interop interfaces to enable routine reuse and composition of a subcategory of custom extensions called composable extensions.","allTopics":[],"primaryLanguage":{"name":"Makefile","color":"#427819"},"pullRequestCount":0,"issueCount":1,"starsCount":1,"forksCount":0,"license":"Creative Commons Attribution 4.0 International","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,2,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-07-19T20:29:41.690Z"}},{"type":"Public","name":"riscv-dot-product","owner":"riscv","isFork":false,"description":"Dot-Product Extension","allTopics":[],"primaryLanguage":{"name":"Makefile","color":"#427819"},"pullRequestCount":1,"issueCount":1,"starsCount":2,"forksCount":2,"license":"Creative Commons Attribution 4.0 International","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-07-16T01:14:11.884Z"}},{"type":"Public","name":"riscv-bfloat16","owner":"riscv","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Makefile","color":"#427819"},"pullRequestCount":1,"issueCount":0,"starsCount":28,"forksCount":14,"license":"Creative Commons Attribution 4.0 International","participation":[0,0,0,1,0,5,0,0,0,1,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-07-09T23:12:46.677Z"}},{"type":"Public","name":"riscv-cfi","owner":"riscv","isFork":false,"description":"This repo holds the work area and revisions of the RISC-V CFI (Shadow Stack and Landing Pads) specifications. CFI defines the privileged and unprivileged ISA extensions that can be used by privileged and unprivileged programs to protect the integrity of their control-flow.","allTopics":[],"primaryLanguage":{"name":"Makefile","color":"#427819"},"pullRequestCount":0,"issueCount":0,"starsCount":84,"forksCount":20,"license":"Creative Commons Attribution 4.0 International","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-07-09T10:15:58.188Z"}},{"type":"Public","name":"learn","owner":"riscv","isFork":false,"description":"Tracking RISC-V Actions on Education, Training, Courses, Monitorships, etc. ","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":489,"forksCount":54,"license":null,"participation":[0,0,0,0,0,0,0,0,0,18,9,16,19,0,0,3,1,0,0,4,3,5,4,7,2,8,0,0,3,5,4,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-07-04T14:38:05.752Z"}},{"type":"Public","name":"riscv-svvptc","owner":"riscv","isFork":false,"description":"Obviating Memory-Management Instructions after Marking PTEs Valid (Svvptc)","allTopics":[],"primaryLanguage":{"name":"Makefile","color":"#427819"},"pullRequestCount":0,"issueCount":1,"starsCount":2,"forksCount":3,"license":"Creative Commons Attribution 4.0 International","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,8,5,0,12,0,2,2,2,9,0,0,2,0,0,0,0,0,0,0,0,0,6,2,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-29T13:35:11.783Z"}},{"type":"Public","name":"riscv-ssqosid","owner":"riscv","isFork":false,"description":"This repo will hold the specification for the proposed QoS ID extension being pursued on the fast-track process.","allTopics":[],"primaryLanguage":{"name":"Makefile","color":"#427819"},"pullRequestCount":0,"issueCount":0,"starsCount":2,"forksCount":2,"license":"Creative Commons Attribution 4.0 International","participation":[13,0,0,0,0,0,0,0,0,0,0,5,0,2,2,0,1,0,1,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-29T13:24:08.600Z"}},{"type":"Public","name":"riscv-test-env","owner":"riscv","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":5,"issueCount":4,"starsCount":40,"forksCount":102,"license":"Other","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-30T15:00:26.717Z"}}],"repositoryCount":56,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"riscv repositories"}